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Abstract  With the development of silicon carbide (SiC) 
power devices, the circuit structure of power converter for high 
voltage applications would be simpler and more compact because 
the two-level based topologies become applicable. This paper 
proposes a full-bridge (FB) T-type isolated DC/DC converter for 
the applications with high input voltage and wide input voltage 
range. The proposed converter is composed of four main power 
switches with high voltage stress (SiC MOSFET) and four 
auxiliary power switches with low voltage stress (Si MOSFET). 
Comparing with the conventional diode clamped FB three-level 
(TL) isolated DC/DC converters, the proposed FB T-type 
converter has simpler circuit structure and higher efficiency. A 
corresponding control strategy including two working patterns is 
proposed, which can not only realize the zero-voltage switching 
(ZVS) for the main and auxiliary power switches but also satisfy 
the wide input voltage range. More importantly, the proposed 
corresponding control strategy has the ability of balancing the 
currents among the power switches, which would balance the 
power losses, thermal stresses among the power switches and 
thus improve the reliability of converter. The characteristics and 
performances of proposed converter with the corresponding 
control strategy are analyzed in detail and verified by the 
simulation and experimental results. 
 
Index Terms  Full-bridge DC/DC converter; Switch current 
balance; T-type; Wide input voltage range; Zero-voltage 
switching (ZVS). 
 
I. INTRODUCTION 
 he research about the high power isolated DC/DC 
converter with the high efficiency and high reliability is 
one of the hot topics in the modern power electronics because 
the isolated DC/DC converters are widely applied in the 
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electric vehicles, telecom, solar system, fuel cell system, DC 
transmission system, and others due to their merits of the 
galvanic isolation and flexible voltage conversion rate [1-6]. 
The most popular and useful isolated DC/DC converter is 
two-level zero-voltage switching (ZVS) DC/DC converter 
with the phase-shift control [7-11] due to the simple circuit 
structure, high power density, and easy control strategy. 
However, the power switches in the two-level converters need 
to withstand the full input voltage, which makes them not 
suitable for the applications with the high input voltage. In 
order to solve this drawback of the two-level DC/DC 
converter, the three-level (TL) ZVS DC/DC converter was 
proposed for the high input voltage applications because the 
voltage stresses on the power switches are only half of the 
input voltage in the TL DC/DC converter [12-14]. Therefore, 
the power switches with the low-voltage stress and small on-
state resistance can be applicable in the TL DC/DC converter. 
Many studies have been carried on the TL isolated DC/DC 
converters in the topics of extending the soft switching range 
[15], [16], reducing the circulating currents [17], [18], 
balancing the voltages on the input capacitors [19], [20], 
minimizing and balancing the currents flowing through the 
input capacitors [21], [22]. In [23], a hybrid FB isolated TL 
DC/DC converter was proposed for the applications with high 
voltage and wide input voltage range. Two control strategies 
in [24], [25] were proposed for the conventional diode 
clamped FB TL isolated DC/DC converter. However, the 
currents among the primary power devices in [23-25] are 
unbalanced, which would cause the power loss imbalance and 
thermal stress imbalance among the power switches and thus 
affect the reliability of the converter. 
There is another kind of the TL converter named T-type 
converter, which has been widely used in the single-phase or 
three-phase inverters [26-28]. The T-type isolated DC/DC 
converters were proposed in [29] and [30], which are more 
suitable for the industrial applications due to their simpler 
circuit structure and higher power density in comparison with 
the conventional TL isolated DC/DC converter. However, the 
T-type DC/DC converters in [29] and [30] are both half-bridge 
(HB) structure which is not suitable for the high power 
applications because the current stress on the power switches 
in the half-bridge structure is twice of that in the full-bridge 
structure. Additionally, the T-type converter is derived from 
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the two-level based topology, so it has the disadvantage of the 
two-level converter that the main power switches in the T-type 
DC/DC converter also need to withstand the full input voltage. 
Fortunately, with the advent and development of the silicon 
carbide (SiC) power devices, the T-type isolated DC/DC 
converter with SiC power devices would become applicable 
for the applications with high input voltage since the drain-
source breakdown voltage of the SiC power devices are much 
higher than that of the silicon (Si) power devices [31]. 
Nowadays, the dominant and maximum drain-source voltage 
of commercially available SiC Mosfet is 1200 V and 1700 V, 
respectively [31]. Therefore, the T-type DC/DC converter with 
SiC Mosfet can be utilized into the industrial applications with 
the input voltage below 1200 V after considering the derating 
for selecting power switch. When the input voltage increases 
to several kilo volts, the TL based DC/DC converters would 
become the better choice because its advantage of lower 
voltage stress on the power switches makes it possible to 
select suitable power switches. However, the commercial SiC 
Mosfet with higher drain-source voltage is being developed, 
so the applicable range of the T-type DC/DC converter with 
SiC Mosfet would become larger with the increasing of SiC 
-source voltage. 
In this paper, a full-bridge (FB) T-type isolated DC/DC 
converter is proposed for the high power applications with the 
high input voltage and wide input voltage range. The proposed 
converter is composed of four main power switches with high 
voltage stress (SiC MOSFET) and four auxiliary power 
switches with low voltage stress (Si MOSFET), which thus 
has more compact circuit structure and higher efficiency in 
comparison with the conventional diode clamped FB TL 
isolated DC/DC converters. A corresponding control strategy 
including two working patterns is proposed. The proposed 
control strategy can not only achieve the zero-voltage 
switching (ZVS) for the main and auxiliary power switches 
but also satisfy the wider input voltage range in comparison 
with the FB two-level isolated DC/DC converter. In addition, 
the proposed corresponding control strategy has the ability of 
keeping the currents among the power switches balanced, 
which would thus balance the power losses and thermal 
stresses among the power switches. The characteristics and 
performances of the proposed converter with the 
corresponding control strategy are analyzed in detail. Finally, 
the simulation and experimental results are presented to verify 
the proposed converter and corresponding control strategy. 
Table I shows the general comparison about the existing HB 
T-type isolated DC/DC converter, conventional diode-
clamped FB TL isolated DC/DC converters, and proposed FB 
T-type isolated DC/DC converter. 
This paper is organized as follows. Section II analyzes the 
operation principle of the proposed FB T-type isolated DC/DC 
converter with the corresponding control strategy. Section III 
introduces the switch current balancing ability in detail. 
Section IV analyzes the characteristics and performances of 
the proposed converter with the corresponding control 
strategy. Section V presents the simulation and experimental 
results to verify the proposed converter with the corresponding 
control strategy. Finally, the main contributions of this paper 
are summarized in Section VI. 
II. OPERATION PRINCIPLE 
Fig. 1(b) shows the circuit structure of the proposed FB T-
type isolated DC/DC converter. In the primary side, C1 and C2 
are two input capacitors which split the input voltage Vin into 
V1 and V2; S1 - S4 are four main power switches, S5 - S8 are 
four auxiliary power switches, and D1 - D8 are eight power 
diodes; Cs1 - Cs8 are the parasitic capacitors of S1 - S8; Tr is the 
transformer; Lr is the leakage inductance of the transformer Tr. 
In the secondary side, Dr1 - Dr4 are four output rectifier diodes; 
Lo and Co are the output filter inductor and capacitor, 
respectively. In Fig. 1(b), Vin is the input voltage; Vab is the 
voltage between point a and b; ip is the primary current of the 
transformer Tr; Vo´ is the secondary voltage after rectification; 
iS1 - iS8 are the currents flowing through (S1, D1) - (S8, D8); iLo 
is the current flowing through the output filter inductor Lo; Vo 
and Io are the output voltage and current; n is the turns ratio of 
the transformer Tr. 
 
 
TABLE I 
GENERAL COMPARISON ABOUT THE EXISTING CONVERTERS AND PROPOSED CONVERTER 
Primary Side 
HB T-type isolated 
DC/DC converter 
[29], [30] 
Diode clamped FB TL isolated 
DC/DC converter [24], [25] 
as shown in Fig. 1(a) 
Hybrid TL FB 
isolated DC/DC 
converter [23] 
Proposed FB T-type 
isolated DC/DC 
converter 
Primary circuit type Half bridge Full bridge Full bridge Full bridge 
Power switch number 4 8 6 8 
Clamping diode number 0 4 2 0 
Flying capacitor number 0 2 1 0 
Input capacitor number 2 2 2 2 
Total main primary component number 6 16 11 10 
Suitable power level Low High High High 
Switch current balancing ability Yes No No Yes 
Wide input voltage range No Yes Yes Yes 
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(a) 
 
(b) 
Fig. 1. Circuit structure. (a) Conventional diode clamped FB TL isolated 
DC/DC converter. (b) Proposed FB T-type isolated DC/DC converter. 
In order to simplify the following analysis, some 
assumptions are made: 1) all the capacitors and inductors are 
ideal; 2) all the power diodes are ideal; 3) the main power 
switches S1 - S4 and auxiliary power switches S5 - S8 have the 
same parasitic capacitors respectively, which means Cs1 = Cs2 
= Cs3 = Cs4 = Cj1 and Cs5 = Cs6 = Cs7 = Cs8 = Cj2; 4) the two 
input capacitors C1 and C2 are large enough to be considered 
as two voltage sources with the value of Vin/2; and 5) the 
output filter inductor Lo is large enough to be considered as a 
constant current source. 
The proposed corresponding control strategy is composed 
of two working patterns as shown in Figs. 2(a) and (b). In Fig. 
2, drv1 - drv8 are driving signals of the power switches S1 - S8; 
d1, d2 are duty cylces in one switching period Ts under the 
working pattern I and II respectively; dloss_I and dloss_II are duty 
cycle losses in one switching period Ts under the working 
pattern I and II respectively. 
 
 
 
(a) 
 
(b) 
Fig. 2. Main waveforms of proposed T-type converter under corresponding control strategy. (a) Working pattern I. (b) Working pattern II. 
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1) Working pattern I is used for the low input voltage. In the 
first switching period of working pattern I, the duty cycles 
for the driving signals of the power switches S1, S3, S7, and 
S8 are both 0.5 if neglecting the dead time; the duty cycles 
for the driving signals of the power switches S2, S4 are both 
d1. In the second switching period of working pattern I, the 
duty cycles for the driving signals of the power switches S2, 
S4, S5, and S6 are both 0.5 if neglecting the dead time; the 
duty cycles for the driving signals of the power switches S1, 
S3 are both d1. The driving signals for the power switches 
are the same in every two swtiching periods. By adjusting 
the duty cycle d1, the time length of the third-level voltage 
(Vin and -Vin) as marked in Fig. 2(a) would be changed, 
which can thus adjust the output voltage Vo. For instance, if 
reducing d1, the time length of the third-level voltage (Vin 
and -Vin) would decrease, which means the output voltage 
Vo would decrease. One thing needing to be mentioned is 
that the output characteristic are the same under the first and 
second switching period because the primary voltage on the 
transformer (Vab) under the first and second switching 
period are the same as shown in Fig. 2(a). 
2) Working pattern II is used for the high input voltage when 
the duty cycle d1 reduces to 0. In the working pattern II, the 
duty cycles for the driving signals of the power switches S2 
and S4 are both 0; the duty cycles for the driving signals of 
the power switches S7 and S8 are both 1; the duty cycles for 
the driving signals of the power switches S1 and S3 are both 
d2; and (S3, S5), and (S1, S6) are complementary switch pairs. 
By adjusting the duty cycle d2, the time length of the 
second-level voltage (Vin/2 and -Vin/2) as marked in Fig. 
2(b) would be changed, which can thus adjust the output 
voltage Vo. For instance, if reducing d2, the time length of 
the second-level voltage (Vin/2 and -Vin/2) would decrease, 
which means the output voltage Vo would decrease. 
Comparing with the FB two-level DC/DC converter, the 
proposed converter can satisfy the wider input voltage range 
because the primary voltage on transformer Vab is only half 
of the input voltage (Vin/2) in the working pattern II, which 
would be analyzed in detail in Section IV-C. 
A. Working Pattern I 
Fig. 3 shows the equivalent operation circuits in the 
working pattern I shown in Fig. 2(a). 
Stage 0 [before t0]: During this period, both S2 and S6 are 
on-state, so the primary voltage Vab equals to minus half of the 
input voltage -Vin/2. The primary current ip is -io/n and the 
input power transfers to the load from Tr, Dr2, and Dr3. 
Stage 1 [t0 - t1]: At t0, the power switches S2 and S6 are 
turned off. Then Cs2, Cs3, Cs6, Cs7 are charged and Cs1, Cs4, Cs8 
are discharged. The primary current ip starts to increase and is 
not enough to provide output current io, so the output rectifier 
diodes Dr1, Dr2, Dr3, and Dr4 conduct simultaneously, which 
clamps both the primary and secondary voltage of the 
transformer at 0 V. 
   
                                   (a)                                                                                        (b)                                                                                   (c) 
   
                                   (d)                                                                                       (e)                                                                                   (f) 
 
(g) 
Fig. 3. Equivalent operation circuits of working pattern I. (a) [before t0] (b) [t0-t1]. (c) [t1-t2]. (d) [t2-t3]. (e) [t3-t4]. (f) [t4-t5]. (g) [t5-t6]. 
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Stage 2 [t1 - t2]: At t1, the voltages on Cs2 (Vcs2) and Cs3 
(Vcs3) increase to the input voltage Vin, the voltages on Cs6 
(Vcs6) and Cs7 (Vcs7) increase to half of the input voltage Vin/2, 
the voltages on Cs1 (Vcs1), Cs4 (Vcs4), and Cs8 (Vcs8) decrease to 
0 V. Then D1 and D4 conduct, which clamps the voltage of S1 
and S4 at 0 V. Therefore, the power switches S1 and S4 can be 
turned on with the zero-voltage. During this stage, the primary 
voltage Vab is Vin, which is fully applied on the Lr, so the 
primary current ip increases linearly. 
Stage 3 [t2 - t3]: At t2, the primary current ip increases to 0 
A, which means the current direction of ip would change. 
During this stage, the primary voltage Vab remains Vin and the 
primary current ip still increases linearly. 
Stage 4 [t3 - t4]: At t3, the primary current ip increases to the 
positive reflected output current whose value is io/n. Then Dr2 
and Dr3 are turned off, and the input power starts to transfer to 
load from Tr, Dr1 and Dr4. 
Stage 5 [t4 - t5]: At t4, the power switch S4 is turned off. 
Then io is reflected to the primary side, which means that ip is 
still io/n to charge Cs4 and discharge Cs2, Cs7. Therefore, the 
voltage on Cs4 (Vcs4) increases, the voltage on Cs2 (Vcs2) and 
Cs7 (Vcs7) decrease. 
Stage 6 [t5 - t6]: At t5, Vcs4 increases to Vin/2, Vcs2 and Vcs7 
decrease to Vin/2 and 0 V respectively. Then D7 conducts, 
which clamps the voltage of S7 at 0 V. During this stage, the 
primary voltage Vab is half of the input voltage Vin/2, the 
primary current ip remains io/n. 
At t6, the power switches S1 and S8 are turned off, then the 
second half cycle [t6 - t12] starts. The following analysis is 
similar to the first half cycle [t0 - t6], which is not repeated 
here. In addition, the second switching period [t12 - t24] is 
similar to that of the first switching period [t0  t12], which is 
not repeated here. 
B. Working Pattern II 
Fig. 4 shows the equivalent operation circuits in the 
working pattern II shown in Fig. 2(b). 
Stage 0 [before t0]: During this period, S1, S5, S7, and S8 are 
all on-state, so the primary voltage Vab equals to half of the 
input voltage Vin/2. The primary current ip is io/n and the input 
power transfers to the load from Tr, Dr1, and Dr4. 
Stage 1 [t0 - t1]: At t0, the power switch S1 is turned off. 
Then io is reflected to the primary side, which means that ip is 
still io/n to charge Cs1 and discharge Cs3, Cs6. Therefore, the 
voltage on Cs1 (Vcs1) increases, the voltages on Cs3 (Vcs3) and 
Cs6 (Vcs6) decrease. 
Stage 2 [t1 - t2]: At t1, Vcs1 increases to Vin/2, Vcs3 and Vcs6 
decrease to Vin/2 and 0 V respectively. Then D6 conducts, 
which clamps the voltage of S6 at 0 V. Therefore the power 
switch S6 can be turned on with the zero-voltage. During this 
stage, the primary voltage Vab is 0 V, the primary current ip 
remains io/n. 
   
                                   (a)                                                                                       (b)                                                                                   (c) 
   
                                   (d)                                                                                       (e)                                                                                   (f) 
 
(g) 
Fig. 4. Equivalent operation circuits of working pattern II. (a) [before t0] (b) [t0-t1]. (c) [t1-t2]. (d) [t2-t3]. (e) [t3-t4]. (f) [t4-t5]. (g) [t5-t6]. 
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Stage 3 [t2 - t3]: At t2, the power switch S5 is turned off. 
Then Cs1, Cs5 are charged and Cs3 is discharged. The primary 
current ip starts to decrease and is not enough to provide 
output current io, so the output rectifier diodes Dr1, Dr2, Dr3, 
and Dr4 conduct simultaneously, which clamps both the 
primary and secondary voltage of the transformer at 0 V. 
Stage 4 [t3 - t4]: At t3, the voltages on Cs1 (Vcs1) and Cs5 
(Vcs5) increase to Vin and Vin/2 respectively, the voltage on Cs3 
(Vcs3) decreases to 0 V. Then D3 conducts, which clamps the 
voltage of S3 at 0 V. Therefore, the power switch S3 can be 
turned on with the zero-voltage. During this stage, the primary 
voltage Vab is -Vin/2, which is fully applied on the Lr, so the 
primary current ip decreases linearly. 
Stage 5 [t4 - t5]: At t4, the primary current ip deceases to 0 A, 
which means the current direction of ip would change. During 
this stage, the primary voltage Vab remains -Vin/2 and the 
primary current ip still decreases linearly. 
Stage 6 [t5 - t6]: At t5, the primary current ip decreases to the 
negative reflected output current whose value is -io/n. Then 
Dr1 and Dr4 are turned off, and the input power starts to 
transfer to load from Tr, Dr2 and Dr3. 
At t6, the power switch S3 is turned off, then the second half 
cycle [t6 - t12] starts. The following analysis is similar to the 
first half cycle [t0 - t6], which is not repeated here. 
III. SWITCH CURRENT BALANCING ABILITY 
The proposed corresponding control strategy has the switch 
current balancing ability in the working pattern I, which can 
keep the currents among the power switches balanced. Fig. 5 
shows the currents flowing through the power switches in the 
working pattern I. From Fig. 5, it can be seen that there are 
two operation modes (named operation mode I and II) in the 
working pattern I. By swapping these two operation modes in 
every switching period, the currents among the main power 
switches and auxiliary power switches can be kept balanced 
respectively in every two switching periods as marked in Fig. 
5, which means that: 1) in the operation mode I, the duty 
cycles of drv1, drv3, drv7, and drv8 are both 0.5 if neglecting the 
dead time, the duty cycles of drv2 and drv4 are both d1; and 2) in 
the operation mode II, the duty cycles of drv2, drv4, drv5, and drv6 
are both 0.5 if neglecting the dead time, the duty cycles of drv1 
and drv3 are both d1. 
Before calculating the RMS currents on the power switches, 
the duty cycle loss needs to be analyzed. Under the working 
pattern I, [t0 - t3], [t6 - t9] and [t12 - t15], [t18 - t21] are the time 
periods of the duty cycle loss in operation mode I and II 
respectively, in which the primary current of the transformer ip 
changes from the positive (or negative) direction to the 
negative (or positive) reflected output filter inductor current. 
During the time periods of the duty cycle loss, all the four 
output rectifier diodes Dr1 - Dr4 conduct, so the primary and 
secondary voltage of the transformer are both clamped at 0 V 
and there is no power transferring from the input power to the 
load during these time periods. If neglecting the quite short 
time periods [t0 - t1], [t6 - t7], [t12 - t13], and [t18 - t19], the time 
periods [t0 - t3], [t6 - t9], [t12 - t15], and [t18 - t21] are the same 
and can be given by (1). 
 
Fig. 5. Switch current waveforms under working pattern I. 
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3 0 9 6 15 12 21 18
2 r o
in
L it t t t t t t t
n V
            (1) 
Based on (1), the duty cycle loss in the one switching period 
Ts in the working pattern I namely dloss_I can be calculated by 
(2). 
3 0 9 6 15 12 21 18
_
2 r o
loss I
s s s s sin
t t t t t t t t L id
T T T T n V T
  (2) 
From Fig. 5, it can be observed that: 1) the root mean 
square (RMS) currents of S1, S2, S3, and S4 would be the same, 
which are named as iS1_rms_I, iS2_rms_I, iS3_rms_I, and iS4_rms_I; 2) 
the RMS currents of S5, S6, S7, and S8 would be the same, 
which are named as iS5_rms_I, iS6_rms_I, iS7_rms_I, and iS8_rms_I; 3) 
the average currents of D5, D6, D7, and D8 would be the same, 
which are named as iD5_avg_I, iD6_avg_I, iD7_avg_I, and iD8_avg_I. 
According to Fig. 5 and equation (2), the RMS currents 
iS1_rms_I - iS4_rms_I and iS5_rms_I - iS8_rms_I and average currents 
iD5_avg_I - iD8_avg_I can be calculated by (3), (4), and (5) If 
capacitors and dead time. 
In the conventional diode clamped FB TL isolated DC/DC 
converter shown in Fig. 1(a), there are also two working 
patterns named three-level mode and two-level mode in [25]. 
Similar to the above analysis, the RMS currents of the primary 
power switches and average currents of the clamping diodes 
under the three-level mode can be calculated by (6), (7), and 
(8) if neglecting the effect of small fixed phase-shift delay 
between the leading and lagging power switches and dead 
time. 
Tables II and III list the theoretical calculation equations 
about the RMS currents on the primary power switches, 
average currents on the diodes in the conventional diode 
clamped FB TL isolated DC/DC converter and proposed FB 
T-type isolated DC/DC converter. Based on Tables II and III, 
it can be observed that: 1) under the three-level mode in the 
conventional diode clamped FB TL isolated DC/DC converter, 
the RMS currents iS1_rms_TL_Con and iS4_rms_TL_Con are different 
from the RMS currents iS2_rms_TL_Con, iS3_rms_TL_Con, iS5_rms_TL_Con, 
iS6_rms_TL_Con, iS7_rms_TL_Con, and iS8_rms_TL_Con, which means that 
the currents among the primary power switches are 
unbalanced; 2) under the three-level mode in the conventional 
diode clamped FB TL isolated DC/DC converter, the average 
currents iD9_avg_TL_Con and iD10_avg_TL_Con are different from the 
average current iD11_avg_TL_Con and iD12_avg_TL_Con, which means 
that the currents among the primary clamped diodes are also 
unbalanced; contrarily, 3) in the proposed FB T-type isolated 
DC/DC converter, the RMS currents among the main power 
switches and auxiliary power switches are the same 
respectively, which means that the proposed control can make 
the currents among the primary power switches and auxiliary 
power switches balanced respectively in the working pattern I. 
According to Tables II, III, and circuit parameters in 
Appendix, the comparison results about the RMS currents of 
the main primary switches are presented in Fig. 6 when the 
input voltage Vin is 300 V and the output voltage Vo is 50 V. 
From Fig. 6, it can be observed that: 1) under the three-level 
mode in the conventional diode clamped FB TL isolated 
DC/DC converter, the RMS currents iS1_rms_TL_Con and 
iS4_rms_TL_Con are smaller than the RMS currents iS2_rms_TL_Con, 
iS3_rms_TL_Con, iS5_rms_TL_Con, iS6_rms_TL_Con, iS7_rms_TL_Con, and 
iS8_rms_TL_Con; but 2) in the proposed FB T-type isolated DC/DC 
converter, the RMS currents among the main power switches 
iS1_rms_I - iS4_rms_I are the same. Because the RMS currents on 
the power switches are closely related to the power losses of 
power switches, the current imbalance among the power 
switches would result in the power loss imbalance among the 
power switches, which would thus result in the thermal stress 
imbalance among the power switches. Therefore, the working 
pattern I can make the power loss and thermal stress among 
the power switches balanced in the proposed FB T-type 
isolated DC/DC converter, which can thus improve the 
reliability of the converter. 
2 3
(0.5 2 )
2 2 1
1_ _ 2_ _ 3_ _ 4_ _ 2 30 0
_ 1 _ (1 2 ) 41 2 ( ) ( )
2 4 3
d T d d T
in o o o r o
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T L n n n n V T
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                                     (4) 
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in which iS1_rms_TL_Con - iS8_rms_TL_Con are the RMS currents of S1 - S8; and iD9_avg_TL_Con - iD12_avg_TL_Con are the average currents of the 
clamping diodes D9 - D12. 
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TABLE II 
CURRENTS ON THE PRIMARY POWER SWITCHES IN THE 
PROPOSED FB T-TYPE ISOLATED DC/DC CONVERTER 
 
FB T-type isolated DC/DC 
converter Working pattern I 
RMS currents of S1, S2, S3 
and S4 
2 3
1
2 3
(1 2 ) 4
4 3
o r o
in s
d i L i
n n V T
 
RMS currents of S5, S6, S7, 
and S8 
1(1 2 )
4
oid
n
 
Average currents of D5, D6, 
D7, and D8 
1
(1 2 )
4
o
d i
n
 
 
TABLE III 
CURRENTS ON POWER SWITCHES AND CLAMPED DIODES IN THE 
CONVENTIONAL DIODE CLAMPED FB TL DC/DC CONVERTER 
 
Conventional diode clamped FB 
TL DC/DC converter Three-level mode 
RMS currents of S1 and S4 
2 2 3
2 3
8
2 3
o o o r o
in in s
V i i L i
n V n n V T
 
RMS currents of S2, S3, S5, S6, 
S7, and S8 
2 3
2 3
4
2 3
o r o
in s
i L i
n n V T
 
Average currents of D9 and D10 
2
2
4o o o r o
in in s
i V i L i
n V n V T
 
Average currents of D11 and D12 0 
 
 
Fig. 6. Comparison results about RMS currents on main power swithes with 
the output power increasing (Vin= 300 V and Vo = 50 V). 
IV. CHARACTERISTIC AND PERFORMANCE ANALYSIS 
A. Voltage Stresses of Power Switches 
In the proposed FB T-type converter with the corresponding 
control strategy, the main power switches S1 - S4 need to 
withstand the input voltage (Vin) in the steady operations, but 
the auxiliary power switches S5 - S8 only need to withstand 
half of the input voltage (Vin/2) in the steady operations. 
B. Duty Cycle Loss 
The duty cycle loss in the working pattern I has already 
analyzed in Section III, which is not repeated here. 
In the working pattern II, [t2 - t5] and [t8 - t11] are the time 
periods of the duty cycle loss in the one switching period Ts as 
shown in Fig. 2(b). If neglecting the quite short time periods 
[t2 - t3] and [t8 - t9], the two time periods [t2 - t5] and [t8 - t11] 
are the same and can be given by (10). 
115 2 8
4 r o
in
L it t t t
n V
                         (10) 
Based on (10), the duty cycle loss in the one switching 
period Ts in the working pattern II namely dloss_II can be 
calculated by (11). 
5 11 82
_
4 r o
loss II
s s sin
t tt t L id
T T n V T
             (11) 
C. Output Characteristic 
In the practical operations, the duty cycle loss would affect 
the output voltage. Therefore, according to the secondary 
voltage Vo´ in Fig. 2(a) and neglecting the effect of dead time, 
the average output voltage in the working pattern I namely Vo_I 
can be calculated by (12) after considering the duty cycle loss 
(2). 
( ) (0.5 )
0 0
1 1
1 _ 1
_
_
]
2
       =
2 [
4(0.5 2 ) (0.5 )
d d T d T
in in
s
loss I s s
o I
in in r o
loss I
sin
V V
n n
T
V
V V L id d d
n n n V T
   (12) 
According to the secondary voltage Vo´ in Fig. 2(b) and 
neglecting the effect of dead time, the average output voltage 
in the working pattern II namely Vo_II can be obtained by (13) 
after considering the duty cycle loss (11). 
( )
0
2 2
2 _
_ _
]
2
2 [ 4( ) ( )
d d T
in
s
loss II s
in in r o
o II loss II
sin
V
n
T
V V L iV d d d
n n n V T
  (13) 
Similar to the above analysis, the average output voltage 
Vo_two_level in the basic FB two-level isolated DC/DC converter 
with the phase-shift control [32] can be obtained by (14). 
__ _
4(2 )two levelin r oo two level
sin
V L iV d
n n V T
             (14) 
in which dtwo_level is the overlap time between the leading 
and lagging power switch divided by one switching period 
as shown in Appendix (Fig. 26). 
According to (12) - (14) and circuit parameters in Appendix 
(assuming that the FB two-level isolated DC/DC converter 
and proposed converter have the same transformer, secondary 
circuit, and switching frequency namely fs), the theoretical 
relations between the input voltage Vin and duty cycle in the 
FB two-level isolated DC/DC converter and proposed 
converter are presented in Fig. 7 when the output power 
namely Po is 1 kW and output voltage Vo is 50 V. 
From Fig. 7, it can be observed that: 1) the input voltage in 
two converters would be the same when d1 is 0 and dtwo_level is 
0.25; 2) the input voltage range in the working pattern I of the 
proposed converter is 205.9 V when the range of d1 is [0.45 - 
0], which is little wider than that in the FB two-level isolated 
DC/DC converter (193.2 V) when the range of dtwo_level is [0.45 
- 0.25]; 3) the input voltage range in the working pattern II of 
the proposed converter is 652.4 V when the range of d2 is [0.5 
- 0.2], which is much wider than that in the FB two-level 
isolated DC/DC converter (108.6 V) when the range of 
0
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dtwo_level is [0.25 - 0.2]; consequently, the total input voltage 
range in the proposed converter is 858.3 V (205.9+652.4) 
when the duty cycle is from d1 = 0.45 to d2 =0.2, which is 2.85 
times of that in the FB two-level isolated DC/DC converter 
with the phase-shift control (193.2+108.6 = 301.8 V) when 
duty cycle dtwo_level is form 0.45 to 0.2. 
 
Fig. 7. Theoretical relation curves between input voltage and duty cycle when 
Po = 1 kW, Vo = 50 V, and fs = 50 KHz. 
Note: In Fig. 7, the bottom X axis is usded for the working pattern I and II of 
the proposed converter; and the top X axis is used for the FB two-level 
isolated DC/DC converter with the phase-shift control [32]. 
D. ZVS Achievement Conditions 
1)  Working Pattern I 
In the operation mode I, the zero-voltage switch-on of the 
auxiliary power switch S7 are mainly determined by the 
reflected current from the output filter inductor. Normally, the 
output filter inductance is quiet large enough to make the 
auxiliary power switches achieve zero-voltage switch-on even 
at the light load. For instance, in order to ensure the zero-
voltage switch-on of the auxiliary power switch S7 as shown in 
Fig. 5, the energy E1 is needed to discharge the capacitor Cs2 
from Vin to Vin/2, discharge the capacitor Cs7 from Vin/2 to 0 V, 
and charge the capacitor Cs4 from 0 V to Vin/2, whose 
expression can be given by (15). 
In the operation mode I, the energy stored in the leakage 
inductor Lr (and resonant inductor if adding in the circuit) is 
used to realize the zero-voltage switch-on for the main power 
switches S1, S2, S3, S4, and auxiliary power switch S8. For 
instance, in order to achieve the zero-voltage switch-on for the 
power switches S1, S4, and S5 as shown in Fig. 5, the capacitor 
Cs1 needs to be discharged from Vin to 0 V; the capacitors Cs4 
and Cs5 need to be discharged from Vin/2 to 0 V; the capacitor 
Cs2 needs to be charged from Vin/2 V to Vin; the capacitor Cs3 
needs to be charged from 0 V to Vin; the capacitors Cs6 and Cs7 
need to be charged from 0 V to Vin/2. Accordingly, the 
following equation (16) should be satisfied to achieve the 
zero-voltage switch-on. 
In the operation mode II, the reflected current from the 
output filter inductor is used to realize the zero-voltage switch-
on for auxiliary power switch S6; and the energy stored in the 
leakage inductor Lr (and resonant inductor if adding in the 
circuit) is used to realize the zero-voltage switch-on for the 
main power switch S1, S2, S3, S4, and auxiliary power switch 
S5. However, the requirements for the power switches to 
achieve zero-voltage switch-on in the operation mode II are 
same as that in the operation mode I, which is not repeated 
here. 
Therefore, according to (16), the load range of the ZVS 
achievement in the working pattern I namely io_ZVS_I can be 
obtained as (17). 
_ _
2 2
1 23 3
4o ZVS I
r r
in inj ji
C V C V
n
L L
                 (17) 
2)  Working Pattern II 
The zero-voltage switch-on of the auxiliary power switches 
S5 and S6 are mainly determined by the reflected current from 
the output filter inductor. Normally, the output filter 
inductance is quiet large enough to make the auxiliary power 
switches achieve zero-voltage switch-on even at the light load. 
For instance, in order to ensure the zero-voltage switch-on of 
the auxiliary power switch S6 as shown in Fig. 2(b), the energy 
E2 is needed to discharge the capacitor Cs3 from Vin to Vin/2, 
discharge the capacitor Cs6 from Vin/2 to 0 V, and charge the 
capacitor Cs1 from 0 V to Vin/2, whose expression can be given 
by (18). 
The energy stored in the leakage inductor Lr (and resonant 
inductor if adding in the circuit) is used to realize the zero-
voltage switch-on for the main power switches S1 and S3. For 
instance, in order to achieve the ZVS for the power switch S3 
as shown in Fig. 2(b), the capacitor Cs3 needs to be fully 
discharged, the capacitor Cs1 needs to be charged from Vin/2 to 
Vin, the capacitor Cs5 needs to be charged from 0 V to Vin/2. 
Accordingly, the following equation (19) should be satisfied to 
achieve the zero-voltage switch-on of the power switch S3. 
According to (19), the load range of the ZVS achievement 
in the working pattern II namely io_ZVS_II can be obtained as 
(20). 
_ _
2 2
1 2
4o ZVS II r r
in inj ji
C V C V
n
L L
                        (20) 
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V V VE C C C C V C V                             (15) 
2 2 2 2 2
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Table IV presents the comparison results about the soft-
switching range between the conventional diode clamped TL 
isolated DC/DC converter and proposed FB T-type isolated 
DC/DC converter. Normally, the switching loss of SiC Mosfet 
(Cj_SiC) is much smaller than that of Si Mosfet (Cj_Si) because 
the parasitic capacitor of SiC Mosfet (Cj_SiC) is much smaller 
than that of Si Mosfet (Cj_Si) [33]. For instance, the typical 
output capacitance of 900V/36A SiC Mosfet (C3M0065090D) 
and 650V/47A Si Mosfet (SPW47N60C3) in Table IV (in 
Appendix) are 60 pF and 2200 pF respectively from their 
datasheets. Therefore, the ZVS achievement range of the 
proposed convert would become larger than that of the 
conventional diode clamped FB TL DC/DC converter because 
the values of items including Cj_Si in the equations of the 
proposed converter are smaller than that of the conventional 
diode clamped TL DC/DC converter. 
After substituting above parasitic capacitances and circuit 
parameters (in Appendix) into Table IV, the comparison 
results about theoretical ZVS load range under the 
conventional diode clamped FB TL DC/DC converter and 
proposed converter are presented in Fig. 8. 
 
(a) 
 
(b) 
Fig. 8. Comparison results about theoretical ZVS load range. (a) Conventional 
diode clamped FB TL DC/DC converter. (b) Proposed FB T-type DC/DC 
converter.  Note: Normalized power = Output power / Rated output power. 
E. Output Filter Inductance 
There are two kinds of working operations that Vo Vin/2n 
and Vo < Vin/2n in the working pattern I. 
If Vo Vin/2n, the ripple current on the output filter inductor 
iLo is (21). 
1 _
/
( )in oLo loss I s
o
V n V
i d d T
L
              (21) 
If Vo < Vin/2n, the ripple current on the output filter inductor 
is (22). 
_
o
Lo loss I s
o
Vi d T
L
                           (22) 
The ripple current on the output filter inductor in the 
working pattern II is (23). 
_ 2(0.5 )
o
Lo loss II s
o
Vi d d T
L
                (23) 
According to (21), (22), and (23), the output filter 
inductance of the proposed converter with the corresponding 
control strategy can be obtained as (24). 
1 _
o
_
o
( ) ( )
           Operation mode I (V )
2
                               Operation mode I (V )
2
2(1 )
                   Operation
2
in
o loss I s
in
Lo
o loss I s in
o
Lo
o
o s
in
Lo
V V d d T Vn
i n
V d T VL
i n
n VV T
V
i
 mode II
 (24) 
F. Implementation 
Based on the above analysis about the working currents and 
voltages of the power switches in Section IV-A and Table II, 
the power devices can be selected after considering the 
derating. Normally, the rated voltage and current of chosen 
power devices are 1.5 times or 2 times than the steady 
working voltages and currents of power devices in real 
applications. The transformer turns ratio can be designed 
based on the equations (12) and (13) when giving the range of 
input voltage and output voltage and neglecting the effect of 
duty cycle loss (considering Lr at zero). 
 
 
2 2 2 2 2 2
2 1 3 6 1 2
1
8
1 1 1 1( ) ( ) ( )
2 2 2 2 2 2 2in
in in in
in ins s s j jV
V V VE C C C C V C V                                  (18) 
2 2 2 2 2 2
2
51 3 1 2( ) ( ) ( )2 2 2
1 1 1 1 1 1
2 2 2 2 2 8
in in in
in in in
o
r ss s j j
V V V
V V V
iL C C C C C
n
                              (19) 
TABLE IV 
COMPARISON RESULTS ABOUT ZVS ACHIEVEMENT RANGE 
 Working pattern I (Three-level mode) Working pattern II (Two-level mode) 
Conventional diode clamped TL 
isolated DC/DC converter [25] 
2
_
o
r
inj Sii
C V
n
L
 
Proposed full-bridge T-type isolated 
DC/DC converter 
2 2
_ _3 3
4o r r
in inj SiC j Sii
C V C V
n
L L
 
2 2
_ _
4o r r
in inj SiC j Sii
C V C V
n
L L
 
Note: Cj_si and Cj_SiC are the parasitic capacitor of Si Mosfet and SiC Mosfet, respectively. 
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For the working pattern I shown in Fig. 2(a), the output 
voltage Vo is controlled by adjusting the duty cycle d1 in the 
real application. In the first switching period, the calculated d1 
is set for the driving signals of the power switches S2 and S4 
and duty cycle 0.5 minus the dead time is set for the driving 
signals of the power switches S1 and S3 in the first switching 
period; contrarily the calculated d1 is set for the driving signals 
of the power switches S1 and S3 and duty cycle 0.5 minus the 
dead time is set for the driving signals of the power switches 
S2 and S4 in the second switching period. The duty cycle d1 
calculated by the control loop would be changed in every two 
switching periods to adjust the output voltage Vo in the steady 
operations. For the working pattern II shown in Fig. 2(b), the 
output voltage Vo is controlled by adjusting the duty cycle d2 
in the real application. (S3, S5) and (S1, S6) are complementary 
switch pairs; S2 and S4 are kept in off-state; S7 and S8 are kept 
in on-state. 
Fig. 9 presents the diagram of implementation of the 
proposed control strategy. The proposed working pattern I and 
II are modulation strategy, so the conventional control 
algorithms (such as proportional-integral PI control) can be 
utilized to calculate duty cycles d1 and d2. As shown in Fig. 9, 
1) the working pattern I is used for the low input voltage by 
adjusting the duty cycle d1 from 0 to maximum value d1_max; 2) 
when d1 decreases to 0 due to the increasing of the input 
voltage, the working pattern II would be used for the higher 
input voltage by adjusting the duty cycle d2. 
 
Fig. 9. Implementation of proposed control strategy. 
V. SIMULATION AND EXPERIMENTAL VERIFICATION 
A. Simulation Verification 
A simulation model is built by PLECS to verify the 
proposed converter with the corresponding control strategy. In 
the simulation model, the transformer turns ratio is 25:8; the 
leakage inductance of transformer is 47.7 uH; the input 
capacitors are output filter capacitor are 470 uF; output filter 
inductor is 140 uH; and the switching frequency is 50 kHz. 
Fig. 10 shows the simulations results including the voltages 
Vin, Vab, Vo and currents ip, iLo, io when the output voltage Vo is 
50 V and output power Po is 1 kW. From Fig. 10, it can be 
seen that: 1) the working pattern I is utilized when the input 
voltage is low (300 V) as shown in Fig. 10(a); 2) the working 
pattern II is utilized when the input voltage is high (600 V) as 
shown in Fig. 10(b); and 3) the simulation results are 
consistent with the theoretical analysis in Section II. Fig. 11 
shows the comparison results about the currents on the main 
primary power switches between the three-level mode of 
conventional diode clamped TL converter and working pattern 
I of proposed FB T-type converter. From Fig. 11, it can be 
seen that: 1) in the conventional diode clamped TL converter, 
the RMS values of currents iS1 and iS4 (2.584 A) are different 
from that of iS2, iS3, iS5, iS6, iS7, and iS8 (4.3 A) as marked in Fig. 
11(a), which means the currents among the primary power 
switches are unbalanced; 2) all the RMS values of currents iS1, 
iS2, iS3, and iS4 are the same (3.6 A), which means the proposed 
working pattern I has the ability of balancing the currents 
among the primary power switches. 
 
(a) 
 
(b) 
Fig. 10. Simulation results including Vin, Vab, Vo, ip, iLo, and io (Vo = 50 V and 
Po = 1 kW). (a) Working pattern I (Vin = 300 V). (b) Working pattern II (Vin = 
600 V). 
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(b) 
Fig. 11. Simulation results about currents on main power switches (Vin = 300 
V, Vo = 50 V, and Po = 1 kW). (a) Three-level mode in conventional diode 
clamped TL isolated DC/DC converter. (b) Working pattern I in FB T-type 
isolated DC/DC converter. 
B. Experimental Verification 
In order to verify the proposed FB T-type isolated DC/DC 
converter with the corresponding control strategy, a 1 kW 
laboratory prototype is established, whose circuit parameters 
are listed in Appendix. Fig. 12 shows the experimental 
hardware of the established proposed converter. 
 
Fig. 12. Hardware of established prototype. 
 
Figs. 13(a) and (b) show the experimental results including 
the voltages Vin, Vab, Vo and current ip under the working 
pattern I and II when the output voltage Vo is 50 V and output 
power Po is 1 kW. 
Figs. 14(a) and (b) show the voltages on the two input 
capacitors C1 and C2 (V1 and V2), primary voltage Vab, and 
current on the output filter inductor iLo under the working 
pattern I and II when the output voltage Vo is 50 V and output 
power Po is 1 kW. From Fig. 14, it can be observed that: 1) the 
two input voltages V1 and V2 are balanced and about half of 
the input voltage (Vin/2) under the working pattern I and II; 
and 2) the ripple current of iLo under the working pattern I is 
smaller than that under the working pattern II. 
Figs. 15 and 16 show the drain-source voltage of the main 
power switches S1 - S4 and the auxiliary power switches S5 - S8 
respectively under the working pattern I and II, in which 
VDS_S1 - VDS_S8 are the drain-source voltages of S1 - S8. From 
Figs. 15 and 16, it can be observed that: 1) the voltage stresses 
on the main power switches S1 - S4 are about the input voltage 
Vin; 2) the voltage stresses on the auxiliary power switches S5 - 
S8 are about half of the input voltage Vin/2; and 3) the 
experimental results are consistent with the theoretical 
analysis in Section IV-A. 
 
(a) 
 
(b) 
Fig. 13. Experimental results including Vin, Vab, Vo, and ip (Vo = 50 V and Po = 
1 kW). (a) Working pattern I (Vin = 300 V). (b) Working pattern II (Vin = 600 
V). 
 
(a) 
 
(b) 
Fig. 14. Experimental results including V1, V2, Vab, and iLo (Vo = 50 V and Po = 
1 kW). (a) Working pattern I (Vin = 300 V). (b) Working pattern II (Vin = 600 
V). 
Fig. 17 shows the currents flowing through the power 
switches under the working pattern I. Because the currents on 
the switch pairs (S5, S6) and (S7, S8) are similar respectively, 
only the currents is6 and is8 are shown in Fig. 17. In Fig. 17, 1) 
the RMS values of currents iS1, iS2, iS3, and iS4 are 3.7 A, 3.72 
A, 3.73 A, and 3.71 A, which are almost the same; 2) the RMS 
values of currents is6 and is8 are 3.45 A and 3.42 A, which are 
almost the same. Consequently, it can be concluded that the 
working pattern I has the ability of balancing the currents 
flowing through the power switches. 
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(a) 
 
(b) 
Fig. 15. Experimental results including VDS_S1 - VDS_S4 when Vo = 50 V and Po 
= 1 kW. (a) Working pattern I (Vin = 300 V). (b) Working pattern II (Vin = 600 
V). 
 
(a) 
 
(b) 
Fig. 16. Experimental results including VDS_S5 - VDS_S8 (Vo = 50 V and Po = 1 
kW). (a) Working pattern I (Vin = 300 V). (b) Working pattern II (Vin = 600 
V). 
 
(a) 
 
(b) 
Fig. 17. Experimental results of power switch currents under working pattern I 
(Vo = 50 V, Vin = 300 V, and Po = 1 kW). (a) is1, is2, is3, is4. (b) is6, is8. 
Figs. 18(a) - (c) show the ZVS achievement performances 
of the main power switch S2 under the working pattern I when 
the output power Po is 1 kW, 500 W, and 125 W, in which 
VGS_S2 is the driving voltage of S2 and iDS_S2 is the drain-source 
current of S2. Figs. 19(a) - (c) show the ZVS achievement 
performances of the main power switch S3 under the working 
pattern I when the output power Po is 1 kW, 500 W, and 125 
W, in which VGS_S3 is the driving voltage of S3 and iDS_S3 is the 
drain-source current of S3. Figs. 20(a) - (c) show the ZVS 
achievement performances of the auxiliary power switch S6 
under the working pattern I when the output power Po is 1 kW, 
500 W, and 125 W, in which VGS_S6 is the driving voltage of S6 
and iDS_S6 is the drain-source current of S6. 
 
 
(a) 
 
(b) 
 
(c) 
Fig. 18. ZVS achievement performances of S2 under working pattern I (Vin = 
300 V and Vo = 50 V). (a) Po = 1 kW. (b) Po = 500 W. (c) Po = 125 W. 
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(a) 
 
(b) 
 
(c) 
Fig. 19. ZVS achievement performances of S3 under working pattern I (Vin = 
300 V and Vo = 50 V). (a) Po = 1 kW. (b) Po = 500 W. (c) Po = 125 W. 
 
(a) 
 
(b) 
 
(c) 
Fig. 20. ZVS achievement performances of S6 under working pattern I (Vin = 
300 V and Vo = 50 V). (a) Po = 1 kW. (b) Po = 500 W. (c) Po = 125 W. 
Figs. 21(a) - (c) show the ZVS achievement performances 
of the main power switch S3 under the working pattern II when 
the output power Po is 1 kW, 500 W, and 125 W. Figs. 22(a) - 
(c) show the ZVS achievement performances of the auxiliary 
power switch S6 under the working pattern II when the output 
power Po is 1 kW, 500 W, and 125 W. 
 
(a) 
 
(b) 
 
(c) 
Fig. 21. ZVS achievement performances of S3 under working pattern II (Vin = 
600 V and Vo = 50 V). (a) Po = 1 kW. (b) Po = 500 W. (c) Po = 125 W. 
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(c) 
Fig. 22. ZVS achievement performances of S6 under working pattern II (Vin = 
600 V and Vo = 50 V). (a) Po = 1 kW. (b) Po = 500 W. (c) Po = 125 W. 
From Figs. 18 - 22, it can be observed that: 1) in the 
working pattern I, the main power switches S2, S3 and 
auxiliary power switch S6 achieve the ZVS when Po is 1 kW 
and 500 W respectively; the main power switches S2, S3 would 
lose the ZVS at light load (Po is 125 W) but the auxiliary 
power switch S6 can still achieve the ZVS at light load (Po is 
125 W) because the auxiliary power switch S6 realizes the 
ZVS by the reflected current from the output filter inductor; 
and 2) in the working pattern II, the main power switch S3 and 
auxiliary power switch S6 achieve the ZVS when Po is 1 kW 
and 500 W respectively; the main power switch S3 would lose 
the ZVS at light load (Po is 125 W) but the auxiliary power 
switch S6 can still achieve the ZVS at light load (Po is 125 W) 
because the auxiliary power switch S6 realizes ZVS by the 
reflected current from the output filter inductor. The ZVS 
achievement performances of other main and auxiliary power 
switches under the working pattern I and II are similar to that 
of 1) and 2). 
Fig. 23 shows the experimental transition performances 
between the proposed two working patterns under PI control, 
which include the input voltage (Vin), voltages on the two 
input capacitors (V1 and V2), and ac component of the output 
voltage Vo~. In Fig. 23, the input voltage steps up from 300 V 
to 600 V and is finally set to 260 V when the output voltage Vo 
is 50 V and output power Po is 1 kW. From Fig. 23, it can be 
observed that there are no abnomal votlage spikes on the two 
input capacitors under the working pattern transitions. 
 
Fig. 23. Experimental transition performances between two working patterns 
when Vo = 50 V and Po = 1 kW. 
Fig. 24 shows the experimental efficiency curves with the 
various input voltages in the conventional diode clamped FB 
TL isolated DC/DC converter (with Si Mosfet), hybrid FB TL 
isolated DC/DC converter (with SiC Mosfet and Si Mosfet), 
and proposed FB T-type isolated DC/DC converter (with SiC 
Mosfet and Si Mosfet). Table V in Appendix presents the 
circuit components and parameters of these three established 
converters, in which the three converters utilize the same 
transformer, output rectifier, and output filter. From Fig. 24, it 
can be observed that the efficiencies of the proposed FB T-
type isolated DC/DC converter are higher than the other two 
converters. 
 
Fig. 24. Experimental comparison results about efficiencies with various input 
voltage when Vo = 50 V. 
Fig. 25 presents the loss breakdown of main components 
of clamping diodes) between the conventional diode clamped 
FB TL isolated DC/DC converter, hybrid FB TL isolated 
DC/DC converter, and proposed FB T-type isolated DC/DC 
converter. 
 
(a) 
 
(b) 
copper loss; 8. Auxilia  
Fig. 25. Comparison results about loss breakdown when Vo = 50 V, and Po = 1 
kW. (a) Vin = 300 V. (b) Vin = 600 V. 
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From Fig. 25, it can be observed that: 1) the conduction loss 
of the primary power devices in the proposed converter is 
smaller than that in the other two converters because the 
proposed convert has simpler circuit structure and there is no 
e proposed converter; 2) the driving 
loss of power switches in the proposed converter is smaller 
than that in the conventional diode clamped FB TL converter 
because the parasitic parameters of SiC Mosfet are much 
smaller than that of Si Mosfet; 3) other losses are almost the 
same because the three converters use the same transformer, 
output rectifier, output filter, and cooling fan as shown in 
Table V. Additionally, the power loss of output rectifier 
diodes occupies a large portion of the total loss in Fig. 25, the 
widely used methods (half-bridge output rectifier and 
synchronous rectification) can be further utilized to reduce it 
and improve the efficiency of proposed converter. However, it 
needs to be noticed that the synchronous rectification would 
cause higher cost in comparison with the diode rectification 
since the price of Mosfet is higher that of diode. 
VI. CONCLUSION 
In this paper, a FB T-type isolated DC/DC converter and a 
corresponding control strategy are proposed for the 
applications with high input voltage and wide input voltage 
range. The proposed FB T-type isolated DC/DC converter is 
composed of four main power switches with high voltage 
stress (SiC MOSFET) and four auxiliary power switches with 
low voltage stress (Si MOSFET), which thus has simpler 
circuit structure and higher efficiency in comparison with the 
conventional diode clamped FB TL isolated DC/DC 
converters. Additionally, a corresponding control strategy 
including two working patterns is also proposed, which can 
not only achieve the ZVS for the main and auxiliary power 
switches but also satisfy the wider input voltage range in 
comparison with the FB two-level isolated DC/DC converter. 
More importantly, the proposed corresponding control strategy 
has the switch current balancing ability, which can thus 
balance the power losses and thermal stress among the power 
switches. Finally, the simulation and experimental results both 
verify the effectiveness and feasibility of the proposed 
converter and corresponding control strategy. 
APPENDIX 
See Fig. 26 and Table V. 
 
(a) 
 
(b) 
Fig. 26. (a) Basic FB two-level isolate DC/DC converter. (b) Main waveforms 
of basic FB two-level isolated DC/DC converter with phase-shift control. 
 
 
TABLE V 
CIRCUIT COMPONENTS AND PARAMETERS OF ESTABLISHED PROTOTYPE 
Component Conventional diode clamped FB TL isolated DC/DC converter 
Hybrid FB TL isolated 
DC/DC converter 
Proposed FB T-type isolated 
DC/DC converter 
Switches Main Power Switches SPW47N60C3 (S1 - S8) 
C3M0065090D (S5, S6) C3M0065090D (S1 - S4) 
Auxiliary Power Switches SPW47N60C3 (S1 - S4) SPW47N60C3 (S5 - S8) 
Clamping Diodes D9 - D12 DSEI30-10AR (D9 - D12) DSEI30-10AR (D7, D8) / 
Primary Flying Capacitor (uF) 100 100 / 
Input Capacitors C1 and C2 (uF) 470 
Turns Ratio of the Transformer Tr 25 : 8 
Leakage Inductance Lr (uH) 47.7 
Rectifier Diodes Dr1 - Dr4 MBR40250TG 
Output Filter Inductor Lo (uH) 140 
Output Filter Capacitor Co (uF) 470 
Switching Frequency (kHz) 50 
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